

Application No.: 10/065,762

Docket No.: JCLA8424

REMARKS**Present Status of the Application**

The office action rejected claims 1, 3, 7-9, 11-14 and 19 under 35 U.S.C. 103(a) as being unpatentable over Kawauchi (US 5,619,653) in view of Nanba (US 4,665,484) and Fujimoto (US 5,418,913).

The office action rejected claims 2, 10, 16-18 and 20 under 35 U.S.C. 103(a) as being unpatentable over Kawauchi (US 5,619,653), Nanba (US 4,665,484) and Fujimoto (US 5,418,913), and further in view of Fried et al (US 5,142,676).

The office action rejected claims 4-6 under 35 U.S.C. 103(a) as being unpatentable over Kawauchi (US 5,619,653), Nanba (US 4,665,484) and Fujimoto (US 5,418,913), and further in view of Balmer et al (US 5,742,599).

The office action rejected claim 15 under 35 U.S.C. 103(a) as being unpatentable over Kawauchi (US 5,619,653), Nanba (US 4,665,484) and Fujimoto (US 5,418,913), and further in view of IEEE("1003.1 Standard for Information Technology-POSIX"; Base definitions, Issue 6; 6 December 2001).

Application No.: 10/065,762

Docket No.: JCLA8424

Discussion about the Amendments of the Claims after Final Rejection

For consistency's sake, the term "message transmitting queue" in Claims 1 and 3 are replaced with "buffer device" since the subject matter of claims 1 and 3 has been amended to read "buffer device" in the previous response to the Office Action dated March 20, 2008. Claims 14-20 are canceled and no longer under consideration. No new issue is raised and no new matter is added by way of the amendments.

Response to Claim Rejections Under 35 U.S.C. 103(a)

The Examiner's Action mailed on July 22, 2008 has been received and its contents are carefully considered.

In this Response, claims 1-13 remain pending in the application. The office action rejected claims 1, 3, 7-9, 11-13 under 35 U.S.C. 103(a) as being unpatentable over Kawauchi in view of Nanba and Fujimoto. It is respectfully submitted that these claims are patentably distinguishable over the cited references for at least the following reasons.

As acknowledged by Examiner's Action, Kawauchi fails to teach the use of a distribution complete flag, as recited by claims 1 and 9. To overcome this admitted deficiency, the Action relies on the teachings of Nanba. However, Applicants believe that the teachings of the references are not sufficient to render the claims 1 and 9 obvious because the proposed combination of the prior art would change the principle of operation of Nanba. Please refer to MPEP § 2143.01, subsection VI, which recites "If the proposed modification or combination of the prior art would change the principle of operation of the prior art invention being modified, then the teachings of

Application No.: 10/065,762

Docket No.: JCLA8424

the references are not sufficient to render the claims *prima facie* obvious". *In re Ratti*, 270 F.2d 810, 123 USPQ 349 (CCPA 1959).

As recited in claims 1 and 9 of the present application, the distribution complete flag is set when the source controller reads an address of the message row, and the distribution complete flag is cleared after the destination controller reads the message from the message row. Referring to FIG. 1 of the present application, a distribution complete flag (C0-C3) is set when the source controller (110) reads an address of a free message row (130), and the distribution complete flag (C0-C3) is cleared after the destination controller (120) reads the message from the message row (130). Since the message is transmitted from the source controller (110) to the destination controller (120) via the message row (130), it is clear that the source controller (110) and the destination controller (120) are two different controllers or two different central processing units (CPUs) (referring to claims 7-8 and 11-12). Therefore, the distribution complete flag (C0-C3) is set in response to the read operation of the source controller (110), and then the distribution complete flag (C0-C3) is cleared in response to the read operation of the destination controller (120), which is different from the source controller (110).

However, Nanba teaches that the lock flag/bit, i.e. the first bit of the GATE, is set and cleared by the same processor before the shared resource is released. Firstly, according to the specification of Nanba, the first bit of the GATE is used to indicate whether the shared resource is in a locked status or in an unlocked status. The first bit of the GATE is set to "1" if the shared resource is locked, and the first bit of the GATE is set to "0" if the shared resource is unlocked. Secondly, Nanba teaches that *"At step 68, the processor P0 applies the address signal indicative of*

Application No.: 10/065,762

Docket No.: JCLA8424

the GATE address via the address bus AB, while applying the data having all bits "1"s to the entire GATE The reason that the all logic "1"s are stored in the entire GATE at step 68, is to prevent the other processors from accessing the shared resource which the processor P0 intends to use (see col. 4, line 63 to col. 5, line 7) and that "a program executed on the processor P0 intends to use a shared resource and hence is going to lock same for the exclusive use thereof" (see col. 4, lines 41-43). Referring to FIG. 2 of Nanba, when the processor P0 uses a shared resource in the main memory 40, the processor P0 sets all bits of the GATE of the shared resource to "1" so as to prevent the other processors P1 and P2 from using the shared resource. Since the other processors P1 and P2 cannot use the shared resource, which is locked by the processor P0, the first bit of the GATE of the shared resource would not be cleared by the other processors P1 and P2. In other words, if Nanba allows the first bit of the GATE being set to "0", i.e. cleared, once the other processor P1 or P2 reads data from the shared resource locked by the processor P0, the first bit of the GATE may be set to "0" even if the processor P0 still uses the shared resource. In such case, the processor P0 would fail to lock the shared resource for exclusive use thereof, and the program executed on the processor P0 may operate erroneously due to misplacement or overlap of the shared resource.

For at least the foregoing reasons, the first bit of the GATE of Nanba cannot be cleared in response to the read operation of other processor. Otherwise, Nanba will fail to lock the shared resource to prevent other processor from using the shared resource. Therefore, Applicants believe that the teachings of the references are not sufficient to render the claims 1 and 9 obvious since the proposed combination of the prior art would change the principle of operation of Nanba.

It is respectfully submitted that independent claims 1 and 9 and their dependent claims of

RECEIVED
CENTRAL FAX CENTER

SEP 18 2008

Application No.: 10/065,762

Docket No.: JCLA8424

the present application are patented over the cited references. Reconsideration and allowance of the application and presently pending claims 1-13 are respectfully requested.


CONCLUSION

For at least the foregoing reasons, it is believed that all the pending claims 1-13 of the present application patently define over the prior art and are in proper condition for allowance. If the Examiner believes that a telephone conference would expedite the examination of the above-identified patent application, the Examiner is invited to call the undersigned.

Date: 9-18-2008

4 Venture, Suite 250
Irvine, CA 92618
Tel.: (949) 660-0761
Fax: (949)-660-0809

Respectfully submitted,
J.C. PATENTS


Jiawei Huang
Registration No. 43,330